summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorcheapie <cheapiephp@gmail.com>2026-11-05 04:49:17 -0600
committercheapie <cheapiephp@gmail.com>2026-11-05 04:49:17 -0600
commit588c85a8463fa860b9cf36b8b669ee20a3e7b72b (patch)
tree2777e5a14af0e92762e0b5692f6005c191ff5a0b
parent13ac03758bc70c1ec7529f07f9b13557cb1e60a7 (diff)
downloadrvcontroller-588c85a8463fa860b9cf36b8b669ee20a3e7b72b.tar
rvcontroller-588c85a8463fa860b9cf36b8b669ee20a3e7b72b.tar.gz
rvcontroller-588c85a8463fa860b9cf36b8b669ee20a3e7b72b.tar.bz2
rvcontroller-588c85a8463fa860b9cf36b8b669ee20a3e7b72b.tar.xz
rvcontroller-588c85a8463fa860b9cf36b8b669ee20a3e7b72b.zip
Fix typo in mie CSR docs
-rw-r--r--doc/csr.txt2
1 files changed, 1 insertions, 1 deletions
diff --git a/doc/csr.txt b/doc/csr.txt
index 3eae14f..38a0770 100644
--- a/doc/csr.txt
+++ b/doc/csr.txt
@@ -78,7 +78,7 @@ while some of the platform-use bits have been assigned to additional interrupts.
31 19 18 17 16 15 8 7 6 0
+---------------------------------------------------------------------+
-| Reserved |MCIE|MDIP|MMIP| Reserved |MTIP| Reserved |
+| Reserved |MCIP|MDIP|MMIP| Reserved |MTIP| Reserved |
+---------------------------------------------------------------------+
* MTIE/MTIP: Machine Timer Interrupt (see RISC-V Machine-Level ISA documentation)